Abstract-This work examines the effect of iron as a contaminate implant impurity on the characteristics of boron p + n silicon diodes. Plasma-based doping processes [e.g., plasma source ion implantation (PSII)] are subject to concerns about the introduction of contaminant impurities. Here, a relevant database on iron contaminant effects was acquired through a controlled study using conventional ion-beam implantation. Uncontaminated control diodes had leakage current densities of 6-9 nA-cm 02 at 05 volts and ideality factors <1.05. Iron contaminated diodes had increasing leakage current densities of 8-60 nA-cm 02 with increasing iron implant doses of 4 2 10 7 to 4 2 10 14 cm 02 and ideality factors <1.07 over six decades of current, regardless of dose.
beam implantation. The unwanted ions can then be implanted into the device.
Experimenters have successfully fabricated diodes utilizing PSII [5] - [7] , which resulted in near ideal forward currents with ideality factors 1.06 and leakage currents of 3-30 nAcm at 5 volts. These diodes were fabricated in a variety of plasma processing systems, obviously subject to different types and amounts of contaminates. To our knowledge, none of these experimenters established a correlation between increasing levels of a contaminate and the performance of a diode.
Now that the fabrication of devices using PSII has been shown possible, the next step is to determine the critical ratio of undesired to desired impurities above which results in devices that do not function adequately in comparison to those with no significant contamination. We experimentally simulate the contamination of boron p n silicon diodes, fabricated by PSII, by introducing boron as well as the contaminate impurity into the substrate using ion-beam implantation. We have chosen iron as the contaminate impurity since it is the most likely to be sputtered from the walls of a stainless steel vacuum chamber or wafer platform. In this work, however, we are constrained to implant the iron and boron separately, whereas in PSII both impurities are implanted simultaneously. In order to examine the effects of PSII as fully as can be done while using ion-beam implantation, half the runs were fabricated where the order of iron and boron implants was reversed, and a comparison of the characteristics of the diodes of both implant orders was made.
We used I-V measurements and subsequent analysis to determine the diode characteristics in the form of ideality factor, saturation current, generation rate of minority carriers, minority carrier lifetime of holes, and reverse-bias leakagecurrent density.
II. EXPERIMENT
Pretest diodes were fabricated at the Stanford Nanofabrication Facility (SNF), in Palo Alto, CA, and the Wisconsin Center for Applied Microelectronics (WCAM), a facility at the University of Wisconsin-Madison. The final fabrication for this study was conducted in WCAM, with the exception of the iron impurity implants. The various runs were fabricated over a two-month period and were therefore subject to uncontrolled 0894-6507/99$10.00 © 1999 IEEE The wafers used for the fabrication of all diodes were prime n-type silicon wafers, with 100 orientation, and resistivity of 1-10 -cm. After the wafers were backside implanted with 1 10 cm of phosphorus and cleaned, 5000Å of SiO was grown on the wafers. The wafer test structures consisted of 500 m diameter circular diodes, with an area of 1.96 10 cm . The diode contacts were 600 m in diameter and located directly on top of the diodes as shown in Fig. 1 .
Four runs were fabricated that all had boron implants of 4 10 cm using an energy of 60 keV and a 7 tilt. As shown in Table I , the iron implant doses ranged from 4 10 to 4 10 cm for the same implant conditions. Run 1 consisted of six wafers having iron implantation doses between 4 10 and 4 10 cm and where the boron was implanted into the substrates prior to the iron implant. Run 2 consisted of four wafers having iron implantation doses between 4 10 and 4 10 cm and where the boron was implanted into the substrates after the iron implant. Run 3 consisted of eight wafers having iron implantation doses between 4 10 and 4 10 cm . In run 3, the boron was also implanted into the substrates after the iron implant. Run 4 was identical to run 3 with the exception that the boron was implanted into the substrates prior to the iron implant. Two control wafers accompanied each run and were used as references in order to make a comparison of characteristics between contaminated and uncontaminated diodes.
Following both implantation steps, the wafers were annealed for 180 min at a temperature of 1100 C in a nitrogen atmosphere. Because of the presence of iron in the wafers, a designated furnace, referred to as the "metal-annealing" furnace, had to be used for the annealing of the metalcontaminated wafers. One uncontaminated wafer from each set was annealed in a high-purity process furnace, designated as the "metal-free" furnace, to determine if the metal-anneal furnace contributed any impurities to the substrate. The p n junction depth was predicted to be 3 m. Simulations using Ssuprem3 [9] also indicated that the post-anneal iron concentration should be uniform throughout the wafer, due to the high diffusivity of iron in silicon at elevated temperatures. After the anneal, the wafers were cleaned, then 7000Å of Al 1% Si was sputter-deposited on the surfaces, followed by aluminum etching to define the diode contacts. All wafers were then annealed for 30 min at 450 C in a nitrogen 10% hydrogen atmosphere, to minimize interfacial traps.
III. CHARACTERISTICS OF DIODES
An HP4142B parameter analyzer was used to measure the I-V characteristics for all diodes. In order to compare the characteristics of the diodes, from wafer to wafer, the following parameters were calculated: ideality factor; saturation current (A); generation rate of minority carriers (s); minority carrier lifetime of holes (s); reverse biased leakage-current density (A-cm ). The ideality factor and saturation current were calculated by plotting the natural logarithm of the measured current versus the applied voltage and extrapolating the ideal region of the curve to the axis. Taking the natural logarithm of the ideal-diode current equation gives (1) where is the electronic charge, is the ideality factor, is Boltzmann's constant, and is the temperature. The intersection of this equation with the axis is . The diode ideality factor was determined by finding the slope of the curve and equating it to , the slope of (1). To calculate the generation rate of minority carriers, we used the following diode current density equations for a nonideal diode [11] :
where the depletion width is (4) and where is the reverse-biased current density, is the forward-biased current density, is the diffusion constant of hole minority carriers, is the number of intrinsic carriers, is the number of majority carriers on the n-side of the junction, is the number of majority carriers on the p-side of the junction, is the dielectric constant of silicon, is the permittivity of free space, and is the built-in voltage across the junction.
Equation (2) is the reverse-biased current-density equation. The first term on the right-hand side of (2) is the diffusion current of the diode. The second term is the current due to the generation of minority carriers in the depletion region, and it dominates the diffusion current for . By neglecting the diffusion term, the generation rate parameter can be solved for by using the measured current density in (2) .
Equation (3) is the forward-biased current density equation. The first term on the right-hand side of (3) is the diffusion term. The second term is the current due to recombination of carriers in the depletion region. For very low voltages, V, the recombination term dominates the diffusion term. For sufficiently larger voltages, 0.5 V, the diffusion term dominates, and by neglecting the recombination current in (3), the minority carrier lifetime of holes can be solved for using measured current density at . will be used in the following equation to calculate the saturation current, where A is the area of the diode (5) The calculated saturation currents will then be compared with the saturation currents obtained experimentally.
IV. RESULTS AND DISCUSSION
The effects of iron in silicon have been examined previously [12] - [15] . With various trapping levels reported throughout the band gap, we expected to see the leakage-current density increase with increasing iron dose. Examining Fig. 2 , the leakage-current density at 5 volts was fairly constant for iron-implant doses of 4 10 cm and less. In general, there were no significant increases in leakage-current density until iron doses of 4 10 cm and greater were introduced. An exception was seen in two outlying points of run 2 at iron doses of 4 10 and 4 10 cm which was possibly the result of reworking run 2 at the sputter-deposition step of the diode fabrication process, where the aluminum was removed and redeposited. Another exception was seen in MOSFET studies by Pearce et al. [16] , where they indicated leakage current densities independent of iron dosages up to 10 cm However, their reported leakage current densities were greater than 3000 nA-cm , two orders of magnitude greater than what we report here, and the iron implantation was intotype substrates at 90 C, while our work was performed on -type substrates at room temperature. Most of the wafers with iron doses in the range of 4 10 to 4 10 cm had diodes with leakage current densities of between 8 and 21 nA-cm . This is comparable to work done by Qin and Chan [8] , who produced plasma-doped p n diodes with leakage current densities of 15 nA-cm at volts for an iron contamination dose of 4.1 10 cm . Note that in [8] , SIMS was used to detect the iron contaminate which came from the wafer platform. The wafers with iron doses of 4 10 cm had larger leakage current densities ranging from 17-30 nA-cm . For an iron dose of 4 10 cm , the leakage-current density ranged from 31-60 nA-cm , In work done by Vermeire et al., significant increases in leakage current densities for contaminate doses 1 10 cm were also seen in their copper surface-contamination study [17] . The leakage current densities of the uncontaminated control diodes annealed in the metal-free furnace were 6 nA-cm . The leakage current densities of the control diodes annealed in the metal-anneal furnace were 9 nA-cm . Although it may not be statistically significant, this could indicate that some residual levels of unwanted impurities were introduced into the iron-contaminated diodes during annealing in the metalanneal furnace. In two of the four runs, iron was implanted into the wafers before boron. The diodes modified in this way had leakage currents comparable to those diodes fabricated with boron implanted first. This led us to the conclusion that for the purposes of implant doping with PSII, the simultaneous implanting of these impurities would yield similar leakage current densities.
The control diodes showed very little variability in the leakage current densities from run to run. The iron-contaminated diodes, however, showed some run-to-run variability with no clear trend in deviation. This variation can well be a result of fabrication inconsistencies due to sharing resources in the multi-user clean-room facility. The wafer anneals were confined to an anneal-furnace that is used for various metal anneals, and therefore any number of additional impurities were possibly introduced as a result.
By using the reverse-bias current-density (2), and neglecting the diffusion term, we can solve for the generation rate of minority carriers
. The results corresponding to a given generation rate are seen on the right-hand side of Fig. 2 . In conventional silicon processing, when the electron concentration is around 1 10 -1 10 cm , the values of were between 2-200 s [8] , [18] . For the control diodes annealed in the metal-free furnace, the values of ranged from 109-130 s. For the control diodes annealed in the metalanneal furnace, the values of ranged from 75-82 s. The iron contaminated diodes 4 10 cm had much shorter values of which ranged from 11-40 s. These small values of for high doses of iron are similar to the generation rates measured in iron-contaminated silicon using a MOS capacitor voltage/charge time-decay method [14] .
The ideality factors and saturation currents are summarized in Table II . To calculate the saturation currents, we neglected the recombination term in (3) and solved for the minority carrier lifetime of holes . We used to solve for the saturation current in (5). The calculated saturation currents for both control wafers of each run were 0.5 10 A. The calculated saturation currents of the iron-contaminated diodes for all implant doses ranged from 1.2 10 to 1.5 10 A. The control diodes annealed in the metal-free furnace had ideality factors 1.03, while the ones annealed in the metal-anneal furnace were 1.05. All the ideality factors of the iron-contaminated diodes were 1.07, which are less than values seen in another iron contamination study [15] .
V. SUMMARY
This work was motivated by the need to answer a concern about implanting unwanted impurities into devices during fabrication using plasma-based doping processes. The effect of iron as a contaminate implant impurity on the characteristics of p n silicon diodes was examined to determine at what dose devices would fail to function adequately. Iron-contaminated diodes with doses 4 10 cm were of good quality, generally yielding leakage-current densities of 8-21 nA-cm at 5 volts. Leakage-current densities for all runs increased substantially with iron doses 4 10 cm . This study of iron contaminant effects in p n junction diodes is a useful step in dealing with the concern over unwanted impurities in PSII. With the many benefits accessible through PSII, which include low-energy/high-dose implants, lower implant cost, large implant area, and the absence of line-of-sight requirements, attention should continue to be placed on its use in integrated circuit fabrication.
